Fig. 3From: An energy-delay product study on chip multi-processors for variable stage pipeliningSample output of proposed VSP approachBack to article page