Fig. 2From: An energy-delay product study on chip multi-processors for variable stage pipeliningFlow chart of proposed algorithmBack to article page