Fig. 6From: An energy-delay product study on chip multi-processors for variable stage pipeliningEDP vs. VSP unification degreeBack to article page