Fig. 7From: An energy-delay product study on chip multi-processors for variable stage pipeliningED\(^2\)P vs. VSP unification degreeBack to article page