Skip to main content
Download PDF

Erratum to: An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs

Human-centric Computing and Information Sciences volume 5, Article number: 9 (2015) Cite this article

The Original Article was published on 29 January 2015

Erratum

In the original published version of this article [1], the third co-author’s name Kothari Dwarkadas Pralhaddas appears twice, and the name of the second co-author Alagan Anpalagan is missing. The correct author list is as follows:

Vijayalakshmi Saravanan, Alagan Anpalagan, Kothari Dwarkadas Pralhaddas and Isaac Woungang

The publisher apologies for this error introduced during publication of this article.

Reference

  1. Saravanan V, Pralhaddas KD, Kothari DP, Woungang I (2015) An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs. Human-Centric Comput Inf Sci 5:2

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. WINCORE Lab, Ryerson University, Toronto, Canada

    Vijayalakshmi Saravanan, Alagan Anpalagan & Isaac Woungang

  2. I.I.T, Delhi, India

    Kothari Dwarkadas Pralhaddas

Authors
  1. Vijayalakshmi Saravanan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alagan Anpalagan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Kothari Dwarkadas Pralhaddas
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Isaac Woungang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vijayalakshmi Saravanan.

Additional information

The online version of the original article can be found under doi:10.1186/s13673-014-0016-8.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (https://creativecommons.org/licenses/by/4.0), which permits use, duplication, adaptation, distribution, and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Saravanan, V., Anpalagan, A., Pralhaddas, K.D. et al. Erratum to: An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs. Hum. Cent. Comput. Inf. Sci. 5, 9 (2015). https://doi.org/10.1186/s13673-015-0026-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1186/s13673-015-0026-1