Skip to main content

Advertisement

You are viewing the new article page. Let us know what you think. Return to old version

Erratum | Open | Published:

Erratum to: An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs

The original article was published in Human-centric Computing and Information Sciences 2015 5:2

Erratum

In the original published version of this article [1], the third co-author’s name Kothari Dwarkadas Pralhaddas appears twice, and the name of the second co-author Alagan Anpalagan is missing. The correct author list is as follows:

Vijayalakshmi Saravanan, Alagan Anpalagan, Kothari Dwarkadas Pralhaddas and Isaac Woungang

The publisher apologies for this error introduced during publication of this article.

Reference

  1. 1.

    Saravanan V, Pralhaddas KD, Kothari DP, Woungang I (2015) An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs. Human-Centric Comput Inf Sci 5:2

Download references

Author information

Correspondence to Vijayalakshmi Saravanan.

Additional information

The online version of the original article can be found under doi:10.1186/s13673-014-0016-8.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark